5. 6. 7. 8. 9. 10.	BYPASS SAMPLE EXTEST HIGHZ CLAMP ID_CODE RUN_SCAN RUN_MBIST RUN_LBIST DBG_SCAN DBG_MBIST	0_0000; 0_0001; 0_0010; 0_0011; 0_0100; 0_0101; 0_0110; 0_0111; 0_1000; 1_0000;	// Prior Art – Test BYPASS. // Prior Art – Test Sample/Preload. // Prior Art – Test EXTEST. // Prior Art – Test High impedance. // Prior Art – Test CLAMP. // Prior Art – Test Identification code. // Test scan cores. // Test memory BIST cores. // Test logic BIST cores. // Debug scan cores.
3. 4. 5. 6. 7. 8. 9.	EXTEST HIGHZ CLAMP ID_CODE RUN_SCAN RUN_MBIST RUN_LBIST DBG_SCAN	0_0010; 0_0011; 0_0100; 0_0101; 0_0110; 0_0111; 0_1000; 1_0000;	// Prior Art – Test EXTEST. // Prior Art – Test High impedance. // Prior Art – Test CLAMP. // Prior Art – Test Identification code. // Test scan cores. // Test memory BIST cores. // Test logic BIST cores.
4. 5. 6. 7. 8. 9. 10.	HIGHZ CLAMP ID_CODE RUN_SCAN RUN_MBIST RUN_LBIST DBG_SCAN	0_0011; 0_0100; 0_0101; 0_0110; 0_0111; 0_1000; 1_0000;	// Prior Art – Test EXTEST. // Prior Art – Test High impedance. // Prior Art – Test CLAMP. // Prior Art – Test Identification code. // Test scan cores. // Test memory BIST cores. // Test logic BIST cores.
5. 6. 7. 8. 9. 10.	CLAMP ID_CODE RUN_SCAN RUN_MBIST RUN_LBIST DBG_SCAN	0_0100; 0_0101; 0_0110; 0_0111; 0_1000; 1_0000;	// Prior Art – Test CLAMP. // Prior Art – Test Identification code. // Test scan cores. // Test memory BIST cores. // Test logic BIST cores.
6. 7. 8. 9. 10.	ID_CODE RUN_SCAN RUN_MBIST RUN_LBIST DBG_SCAN	0_0101; 0_0110; 0_0111; 0_1000; 1_0000;	// Prior Art - Test Identification code. // Test scan cores. // Test memory BIST cores. // Test logic BIST cores.
7. 8. 9. 10.	RUN_SCAN RUN_MBIST RUN_LBIST DBG_SCAN	0_0110; 0_0111; 0_1000; 1_0000;	// Test scan cores. // Test memory BIST cores. // Test logic BIST cores.
8. 9. 10. 11.	RUN_MBIST RUN_LBIST DBG_SCAN	0_0111; 0_1000; 1_0000;	// Test memory BIST cores. // Test logic BIST cores.
9. 10. 11.	RUN_LBIST DBG_SCAN	0_1000; 1_0000;	// Test logic BIST cores.
10. 11.	DBG_SCAN	1_0000;	, -
11.			// Dehug scan cores
	DBG MBIST		n bedag semi coies.
12		1_0001;	// Debug memory BIST cores.
	DBG_LBIST	1_0010;	// Debug logic BIST cores.
13.	DBG_FUNCTION	1_0011;	// Debug functional cores.
14.	SELECT	1_0100 10010;	// Debug MBIST/LBIST cores 4 and 1.
15.	SHIFT	1_0101 0110_1100;	// Shift data in and out of scan cells.
16.	SHIFT_CHAIN	1_0110 2 1100;	// Shift data in and out of scan chain 2.
17.	CAPTURE	1_0111;	// Capture results to all scan cells.
18.	SKIP	1_1000 1_0000_0000;	// Skip errors for 64 <cycles>.</cycles>
19.	RESET	1_1001;	// Reset the circuit under test.
20.	BREAK	1_1010 1 0000_0001_0000_0000;	// Stop when 1st break bus1 = 4h'0100.
21.	BREAK	1_1010 2 1001_0011_0110;	// Stop when 2 nd break bus2 = 3h'936.
22.	RUN .	1_1011;	// Run system clocks forever.
23.	STEP	1_1100 1_0000_0000;	// Run system clocks 64 <cycles>.</cycles>
24.	STOP	1_1101;	// Stop system clocks.




FIG. 2




FIG. 3






FIG. 4








FIG. 6





FIG. 7 Sheet-1








FIG. 7 Sheet-2




FIG. 7 Sheet-3




FIG. 8




FIG. 9

-206

FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17





FIG. 18






FIG. 20